

Instruction set determines, what functions the microprocessor can perform with a single instruction.

Instructions can be classified into five categories.

- (1) Data transfer [copy] instructions.
- (2) Arithmetic operations.
- (3) Logical operations.
- (4) Branching operations.
- (5) Machine controlled operations.

Data can be available at:

1. Immediately available (Im)
2. Available at some memory (M)
3. at some register (R).
4. at some IO (IO).

Data can be required at:

- (1) some memory
2. in some register.
3. at some IO.

Table representation of possible data transfer.

Data available.

Data to transfer.

Im

R, M

R

R, M

M

R

IO

A

A

- Accumulator

IO

Arithmetic operation:

1. Addition.

2. Subtraction. - μ PS do not perform 16 bit subtraction.

3. Increment/Decrement [Accumulation mode]

[These operations can be performed directly in the source itself.]

Data Transfer Instruction

- ① Move (R_d, R_s). Register to Register. Register Addressing. one Byte, 49. total

opcode fetch - 4T.

Move A, B.

Move A, A
B
C
D
E
H
move A, L
(7)

MOV B, A
H
MOV B, H
MOV B, L
(7)

MOV C, A
(7)
MOV C, L
MOV D, A
(7)
MOV D, L

MOV E, A
MOV E, L
(7)
MOV H, A
(7)
MOV H, L

MOV L, A
L, B
L, C
L, L
(7)

- ② Memory to Register. Register Indirect. $A_d \leftarrow M$, $[R_d \leftarrow HL]$
Content of memory addressed by HL pair is moved to A register

one byte, Register indirect.

op-code fetch - 4T.

Memory read - $\frac{3T}{7T}$

Total instructions = 7,

MOV A, M
B, M
C, M
D, M
E, M.

MOV H, M.
MOV L, M

- ③ Move Register to memory:- Register Indirect
one byte, 7 in number, $MOV(M, R_s).L$
opcode fetch - 4T.
Memory write - $\frac{3T}{7T}$

MOV A, M,
B, M
C, M
H, M
L, M

- (4). ~~Move M, R_s~~ ~~MOV I(R_d, d)~~ ~~$R_d \leftarrow 8b.$~~
LDA X_{rp}. $A \leftarrow M$ or $A \leftarrow X_p$

Content of memory addressed by the register pair (in moved to accumulator. [The content of register is in memory address]). register pair can be BC

one byte, Register indirect.

Total no of instructions 2

Two machine cycle: ① Op code fetch - 4T

Memory Read - $\frac{3T}{7T}$

Example:

Move the content of memory location addressed by BC pair is moved to accumulator, i.e. Register A.
 $LDA \rightarrow B, A \leftarrow BC$ or $A \leftarrow M$.

Before Execution

A	B	C	Memory
02	1B	32	1E 2501
			2F 2502

After Execution

A	B	C	Memory
1E	1B	32	1E 2501
			2F 2502

6

STAX rp

STAX D

$M \leftarrow A$ or $DE \leftarrow A$

One byte, Register indirect.

Content of the accumulator is moved to memory addressed by the register pair (rp). [The content of register pair is in the memory address]. The register pair can be either BC or DE.

A	D	E	M
3F	C1	0B	06 2501
			09 2502

7

SPHL

$(SP) \leftarrow (HL)$

one byte

one byte

Implied addressing

Content of HL pair is moved to stack pointer. No flag affected.

SP	H	L
1016	C0	15

→

SP	H	L
C015	C0	15

Exchange: XCHG

$E \leftrightarrow L$

$D \leftrightarrow H$

content of HL pair is exchanged with DE pair.

One byte

Implied addressing

SP →

Before Execution

After Execution

D	E	H	L
2B	2C	A3	25

→


D	E	H	L
A3	25	2B	2C

⑨ $XTHL \quad (HL) \leftrightarrow (M) \quad \text{or} \quad HL \leftrightarrow SP$

Content of stack pointer is exchanged with HL pair.


One byte

Implied addressing



H 42
L C4

Stack	
15	2000
62	2001
13	2002
1C	2003



⑩ Push rp :- $(SP) \leftarrow SP-1$: $(SP) \leftarrow (rp)_H$
 $(SP) \leftarrow SP-1$ $(SP) \leftarrow (rp)_L$

one byte

Register indirect

The content of register pair (rp) is pushed to stack. After execution of this instruction, the content of stackpoint will be less than the earlier value by a factor of 2.

⑪ POP rp $rp \leftarrow (SP)$, $SP \leftarrow SP+1$
 $(rp)_H \leftarrow SP$, $SP \leftarrow SP+1$

: Arithmetic Instruction:

Exp- $ADD A, \quad Add H \rightarrow$
 $ADD E \quad Add L \rightarrow$

i. Add $reg \quad A \leftarrow (A+M) \quad A \leftarrow (A+B)$

one byte

Register addressing

Flag affected

Content of register B is added to A-register.

Before execution

A B
C2 B8

Addition

C2 = 1100 0010
 B8 = 1011 1000
 1101 1110 10
 (carry)

After execution.


A B
7A A
CF = 1
SF = 0
PF = 0
AF = 0
ZF = 0

② Add M $A \leftarrow (A+M)$ or $A \leftarrow A + (HL)$

The content of memory addressed by HL pair is added to the content of A register. After addition, the result is stored in register A. All flags affected.

One byte

Register indirect



(44) 0100 0100
(73) 0111 0011
(B7) 1011 0111
000A-73
000B-2B
000C-3E

A	(HL)
73	000A
2B	000B
3E	000C

③ ADC reg. $A \leftarrow (A) + d8 + CF$

One byte

Register addressing

Content of register and carry flag are added to the content of A-register. After the ~~result~~ operation result is stored in register. All flag affected.

A M
43 7A
CF = 1
PF = 0
AF = 0
ZF = 0
SF = 1

Add
43 = 01000011
7A = 01111010
CF = 1
10111101
S = BE
Carry = 0

After execution

A H
BE 7A
CF = 0
PF = 1
AF = 0
ZF = 0
SF = 1

④ ADC M. $A \leftarrow A + M + CF$ or $A \leftarrow A + (HL) + CF$

One byte

Register indirect

⑤ Sub reg $A \leftarrow A - \text{reg}$ $A \leftarrow A - C$

content of register C is subtracted from register A

one byte, register addressing.

Total No. = 7.
Sub A, ... B, ... E
H, Sub L

⑥ Sub M. $A \leftarrow A - M$ or $A \leftarrow A - (HL)$

one byte, register indirect

⑦ SSB M $\rightarrow A \leftarrow A - M + CF$ or $A \leftarrow A - (HL) + CF$

content of memory location addressed by HL and the value of the carry (before executing the instruction) are subtracted from accumulator. After subtracting result is stored in register A. All flag affected.

⑧ DAA - Decimal adjust Accumulator.

After BCD addition, the DAA is executed to get result in BCD. When DAA instruction is executed, the content of the accumulator is altered or adjusted.

One byte, implied addressing.

i) If the sum of lower nibble exceeds 09_H or auxiliary carry is set, then a correction of $(06)_H$ (0110) is added to lower nibble.

(ii) If the sum of the upper nibbles exceeds $(09)_H$ or carry is set, then a correction of $(06)_H$ (0110) is added to sum of upper nibble.

⑩ DAD rp. - 'Double Addition': The content of register pair is added to the content of the HL-pair. After addition the result is stored in the H-L pair. Only carry flag is affected. Register pair can be BC, DE, HL, or SP.

One byte instruction.

Register addressing.

DAD-B, DAD-D, DAD-H,
DAD-SP.

⑮ INR reg $\rightarrow$ $reg \leftarrow (reg) + 01$.

Content of register is incremented by register 1. Except carry flag all other flags are affected. The register can be any one of the general purpose register A, B, C, D, H, E or L.

One byte, register addressing.

⑯ INR M: - $M \leftarrow M + 01$.

06	2501
AF	2502
EF	2503

$$\begin{array}{r} 2501 = 0000\ 0110 \\ + 1 \\ \hline 0000\ 0111 \end{array}$$

07	2501
AF	2502
EF	2503

One byte register indirect addressing.

⑰ DEC M: - $M \leftarrow (M) - 01$ or $HL \leftarrow (HL) - 01$

Content of ~~memory~~ ~~HL pair~~ addressed by HL pair is decremented by one. Except carry all other flags are affected. HL

One byte.

Register indirect:

HL	2010
FA	2010
0B	2011

$\Rightarrow$


HL	2010
FA	2010
0B	2011

⑮ :- DEC reg. $reg \leftarrow (reg) - 01.$

Content of register is decremented by one.

$$E \leftarrow (E) - 1$$

$$E = 60,$$



$$E = 5F.$$

example = $(01)_{16} = 00000001$
 $\begin{array}{r} 11111110 \\ = (11111111)_{FF} \\ 60 = 01000000 \\ \hline 10101111 \\ \hline 5 \quad F \end{array}$

One byte, register addressing.

⑯ INR rp $rp \leftarrow rp + 01.$

INR H $(HL) \leftarrow HL + 01.$

Content of HL pair is incremented by one.

$$\begin{array}{ccc} HL & \Rightarrow & HL \\ 00FF & & 0100 \end{array}$$

one byte, Register addressing.

⑰ DCX rp $rp \leftarrow rp - 01.$

Content of register pair is decremented by one.

one byte, register addressing.