

Logic Gates

Basic logic circuits with one or more inputs and one output are known as gates. Gates are used as the building blocks in the design of more complex digital logic circuits. We will now describe commonly used gates.

AND Gate

The output of and gate is high (1) if and only if all its inputs are high (1). If any one or more of its inputs are low (0), the output of the gate is low (0). This is referred to as a coincidence gate.

Boolean Expression $Y = A \cdot B$



Truth Table. For two variables ($n = 2$).

A	B	$A \cdot B = Y$
1	0	0
2	0	0
3	1	0
4	1	1


$$2^n = N$$

n - total number of possible

combinations.

for $n=2$, $N = 2^2 = 4$, combinations

$n=3$, $N = 2^3 = 8$, combinations

Pulsed Operation


Application: AND gate as an enable/Inhibit device.

A common application of AND gate is to enable (to allow) the passage of a signal (pulse wave form) from one point to another point at certain time and to inhibit (prevent) the passage at other time.

To use AND gate as Inhibit / Enable device one of its input terminal is used as control/Enable terminal, where, as, information is applied at the other input terminal. The truth for AND gate as Inhibit/ Enable device is as under.

control or Enable.	Data.	output	
0	X	0	Inhibit
0	X	0	
1	X	X	Enabled
1	X	X	


Here
 X may be 0
 X may be 1.



From this truth table we can say that when control is 0, output is 0 and is independent of X (Input value). So and gate is not functioning. or AND gate is Inhibited. It means that it is not passing the data/input.

when control is 1. then $y = X$, ie if $x=0, y=0$. or if $x=1$, then $y=1$. It means that output value is ^{equal to} input value. or we can say that Input is passed through the gate. or AND gate is enabled.


(a). Electrical Equivalent circuit



close = 1, open = 0, Bulb glow = 1
Bulb off = 0

A	B	Y
0	0	0
1	0	0
0	1	0
1	1	1

(b). using diode logic.



iii) when $A=0$ & $B=0$. Both diodes


are Forward biased so $Y=0.6$ or $Y=0$

(ii) when $A=0$, D_1 is forward biased and $B=1$, D_2 is reverse biased so $Y=0.6$ or $Y=0$

(iii) when $B=0$, D_2 is forward biased and $A=1$, D_1 is reverse biased. so $Y=0.6$ or $Y=0$

(iv) when both ~~are~~ $A=B=1$, both diodes ~~are~~ $=0$ Level

are reverse biased so $V_o = +V_{cc} = 1$.



2 input Quad
AND gate.

Input pins:- GATE A1 - 1,2 ————— 3
A2 - 4,5 ————— 6
A3 = 9,10 ————— 8
A4 = 12,13. ————— 11.

OR-GATE

The output of OR-gate is high (1) if any or all the inputs are high (1). When all the inputs are Low (0), the output of the gate is Low (0).


$$Y = A + B$$



Truth Table

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

Pulsed Operation:



During time intervals

$$t_1, \quad A=1, \quad B=1, \quad Y=1$$


$$t_2, \quad A=0, \quad B=1, \quad Y=1$$

$$t_3, \quad A=0, \quad B=0, \quad Y=0$$

$$t_4, \quad A=1, \quad B=0, \quad Y=1$$

$$t_5, \quad A=0, \quad B=1, \quad Y=1$$

$$t_6, \quad A=1, \quad B=1, \quad Y=1$$



2 input AND OR
gate-IC.

Input pins: 1, 2, 4, 5, 9, 10 & 12, 13.


Output pins: 3, 6, 8 and 11,

pin 7: GND.

pin 14: +Vcc.

Date _____

Electrical Equivalent



switches

If $A = 1$, close, B open, Bulb glow (1)


$B = 0$ close (1) $A =$ open (0), Bulb glow (1).

$B =$ close (1), $A =$ close (1), Bulb glow (1)

$B = 0$ (open), $A =$ open (0), Bulb off (0)

A	B	$Y = A + B$	B
1	0	1	
0	1	1	
1	1	1	
0	0	0	

OR-Gate using Discrete Component - Diode Logic.



A	B	$Y = A + B$
0	0	0
1	0	1
0	1	1
1	1	1

Working.

- (i) $A = 0, B = 0$, Diodes D₁ and D₂ are reversebiased, and will not conduct, so $Y = 0$.
- (ii) $A = 1, B = 0$, Diode D₁ forward biased - conduct
 $B = 0$ Diode D₂, Reverse biased - OFF,
 $Y = 1$.
- (iii) $A = 0, B = 1$, Diode D₁, Reverse biased - OFF
 $B = 1$ Diode D₂, Forward biased - ON, conduct.
 $Y = 1$.
- (iv) $A = 1, B = 1$, Diode D₁, Forward biased - ON/ conduct.
 $B = 1$, Diode D₂, Forward biased - ON/ conduct.
 $Y = A$.

How to Inhibit/ Enable OR gate:




C Control	X Data	output $y = C + X$	
0	$X=0 =$	$0 = X$	Enabled
0	$X=1$	$1 = X$	
1	0	1	Inhibit.
1	1	1	

OR gate is enabled when control/Enable/ Inhibit input is '0'. Input passes through gate. output is equal to input. OR is inhibited when control/Enable/ Inhibit Input is '1' and in inhibited state its output is High(1).

NOT Gate : Inverter

The inverter performs the operation called inversion or complementation.

Logic symbols are shown in figure. [ANSI / IEEE.]



Boolean expression $Y = \bar{A}$.

Truth table,


A	Y
0	1
1	0

Here 'O' (bubble) indicates inversion.

It can appear on the input or output of any logic element, as shown above in fig.

- (i) When appearing on the input, the bubble means that 0 is active input state, and the input is called active low input.
- (ii) When appearing on the output, the bubble means that 0 is active or asserted output state, and output is called active low output.
- (iii) The absence of bubble on input and output means that 1 is the active or asserted, and in this case the input or output ~~means that~~ is called active high.


Timing Diagram



$$t_1 - A=1, Y=0$$


$$t_2 - A=0, Y=1$$

Application Not gate is used for producing 1's complement of a number.



A ₂	A ₁	A ₀
1	0	1
Y ₂	Y ₁	Y ₀
0	1	0

Electrical equivalent




switch close = 1,
open = 0

Bulb glows = 1
bulb not glows = 0

when switch close, circuit gets short circuited, so no current flows through the bulb. so bulb off.
when switch is open, all current passes through bulb and it glows (1).

A	V
0	1
1	0

Not gate using Transistors:



NPN transistor in C-E configuration.

$$\beta = \frac{I_c}{I_b} \quad \text{--- (1)}$$

For output loop $I_c R_C + V_{CE} - V_{CC} = 0$

$$V_{CE} = V_o = V_{CC} - I_c R_C. \quad \text{--- (2)}$$

For Input loop $I_B R + V_{BE} - V_{in} = 0$

$$I_B = \frac{V_{in} - V_{BE}}{R} \quad \text{--- (3)} \quad V_{BE} = 0.7 \text{ V}$$


working $V_{in} = A = 0$, $I_B = 0$. [Because Emitter base junction is reversed bias so $I_c = 0$. i.e. Transistor is off.]

From (2) $V_o = V_{CC} [\text{High} = 1]$

$V_{in} = A = \text{High}$, I_B is high [Emitter base junction F-Biased]

I_c will be high. [From 1, since β is constant and high]
i.e. Transistor is on, $I_c R_C \approx V_{CC}$.

$V_o = 0$. (Low)





Input pins :- 1, 3, 5, 9, 11, 13.
Output pins :- 2, 4, 6, 8, 10, 12.

GND = 7 bin
+Vcc = 14 bin.

NAND GATE

NAND gate is a circuit that produces Low (0) on its output only when all of its inputs are High (1). If any of the input is low, then output is high.

This gate is combination of AND and NOT gate.




Boolean Expression

$$y = \overline{A \cdot B}$$

Truth table:

A	B	y
0	0	1
1	0	1
0	1	1
1	1	0

Wave form operation



During time intervals:-

$$t_1, \quad A=0, \quad B=0, \quad Y = \overline{A+B} = \overline{1} = 0$$

$$t_2, \quad A=0, \quad B=1, \quad Y = \overline{A+B} = \overline{0} = 1$$


$$t_3, \quad A=1, \quad B=0, \quad Y = \overline{A+B} = \overline{0} = 1$$

$$t_4, \quad A=0, \quad B=0, \quad Y = \overline{A+B} = \overline{1} = 0$$


$$t_5, \quad A=1, \quad B=1, \quad Y = \overline{A+B} = \overline{1+1} = \overline{1} = 0$$

[Note: + sign in the formula means diode transistor logic].

Electrical Equivalent



NAND Gate IC




Input pins:- 1, 2, 4, 5
9, 10, 12, 13.

Output pins:- 3, 6, 8, 11.
7 → GND
14 → +Vcc.

Inhibit / Enable NAND Gate:



Inputs.		outputs
control c	Data	$y = \bar{c}x$
0	x	1
0	x	1
1	x	\bar{x}
1	x	$\frac{x}{\bar{x}}$



Here x may be 0 or 1
 $1 \cdot x = x$

- (i) when control = 0, output is locked at 1. So gate is inhibit.
- (ii) when control is High (1), output will be complemented
 - if $x = 0, y = 1$
 - $x = 1, y = 0$.
 So we can say that data passes through the gate after inversion.


Equivalent of NAND gate



Truth table for bubbled OR-gate.

A	\bar{A}	B	\bar{B}	$\bar{A} + \bar{B} = Y$
0	1	0	1	1
1	0	0	1	1
0	1	1	0	1
1	0	1	0	0

Truth table of NAND gate is same as that of bubbled OR-gate. so we can say Bubbled OR gate is equivalent to NAND gate




$$\overline{A \cdot B} = \bar{A} + \bar{B} \quad [\text{De-Morgan's Theorem}]$$



We can also say NAND gate performs a negative OR gate operation.

NOR-Gate

NOR operation = OR + NOT



Logical sysbd




Statement: A NOR gate produces a Low output when any of its inputs is High. It produces High output when all of its inputs are Low.


Truth table:

A	B	$Y = \overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

For N inputs



Pulsed operation:



During time intervals:

$$t_1, t_5, t_7: A=1, B=1 \quad Y = \overline{A+B}, \overline{1+1} = 0$$

$$t_2: A=0, B=1 \quad Y = \overline{A+B}, \overline{0+1} = \overline{1} = 0$$


$$t_3: A=1, B=0 \quad Y = \overline{A+B}, \overline{1+0} = \overline{1} = 0$$

$$t_4, t_6: A=0, B=0 \quad Y = \overline{A+B}, \overline{0+0} = \overline{0} = 1$$


$$t_5: A=1, B=0$$

NOR gate Inhibit / Enable.

\times data. It may be 0 or 1.



Inputs		Output	Result
control	Data x	y	
0	x	$\bar{0} + \bar{x} = \bar{x}$	Data passes through gate after inversion.
0	x	1	output locked at Zero
1	x	$\bar{1}$	
1	x	1	
0	1	0	compare x and y. $y = \bar{x}$
0	0	1	complement of Data
1	0	0	Data output is locked at 0
1	1	0	




Input pins: 2, 3, 5, 6, 8, 9, 11, 12.

Output pins: 1, 4, 10, 13.

7 pin - GND

14 pin - +VCC.

Negative AND gate equivalent of NOR gate.



$$\equiv \begin{array}{c} A \\ B \\ \text{---} \\ \text{Do} \\ \end{array} \rightarrow Y = \bar{A} + \bar{B}$$

Truth table of NOR gate.

A	B	Y
0	0	1
1	0	0
0	1	0
1	1	0

Truth table of Bubbled AND gate.

A	B	\bar{A}	\bar{B}	$Y = \bar{A} \cdot \bar{B}$
0	0	1	1	1
1	0	0	1	0
0	1	1	0	0
1	1	0	0	0

Truth tables of Bubbled AND gate / negative AND gate is same as that of NOR gate.

$$\overline{A+B} = \overline{A} \cdot \overline{B} \quad \text{DeMorgan Theorem}$$

complement of sum is equal to the product of complements.

Equivalent of NOR gate is bubbled AND gate.