tauses the 8itted to the

L PHYSICS

ð

is hus, sends decoded and

rocessor. The

itions: Reset, ded, and the i. If Interrupt is asked to icreafter. The eripherals are sor directs the

]. The signifi-

Parl 3 : EXPERIMENTS

Pin 4 (SOD) : It is the output pin for Serial Output Data (SOD).

Pin 5 (SID) : It is the input pin for Serial Input Data (SID).

Pins 6 to 10: These pins represent the input pins for five interrupt signals, namely, TRAP, RST 15, RST 6.5, RST 5.5, and INTR. The TRAP signal is a nonmaskable interrupt, and has the greatest priority. The signals RST 5.5, RST 6.5, and RST 7.5 restart, interrupt and transfer the program control to specific memory locations. They have higher priorities than the INTR (Interrupt Request) which is a general-purpose interrupt. The priority increases from 5.5 to 7.5.

Pin 11: The microprocessor acknowledges an interrupt by the INTA (Interrupt Acknowledgement) signals appearing at this pin.

Pins 12 to 19: The lines AD_0 to AD_7 are used as lower order address bus as well as data bus. **Pin 20** (V_{SS}) : It acts as the system ground.

Pins 21 to 28 : The lines A_8 to A_{15} are used as higher order address bus.

Pins 29, 33, and 34 (S_0 , S_1 , and IO/ \overline{M}) : They carry 'status signals' which identify different operations.

Pin 30 (ALE) : The signal at this pin indicates the Address Latch Enable (ALE) and is mainly used to latch the low-order address from the multiplexed bus.

Pin 31 (\overline{WR}): This pin carries a low \overline{WR} control signal which activates a write operation. The bar indicates an active low signal.

Pin 32 (\overline{RD}) · It carries a low \overline{RD} control signal which enables a read operation. The bar represents an active low signal.

Pin 35 (READY) : Slower peripherals are synchronized with the microprocessor with the signal # this pin.

Pin 36 (RESET IN) : If the signal at this pin is low, the program counter in the microprocessor a reset.

Pin 37 [CLK (OUT)] : The signal at this pin is a clock output and can be used for other devices.

Pins 38 and 39 (HLDA and HOLD) : When HOLD is excited at the pin 39, the microprocessor dictates the external peripheral to use the buses. The HLDA signal appearing at pin 38 acknowledges the HOLD request.

Pin 40 (V_{CC}) : The +5V power supply is connected to this pin.

Programming a microprocessor

A program contains a set of instructions written in a logical manner to direct a microprocessor to perform the specific operations in a particular sequence. The set of instructions can be divided into five poups: data transfer operation, arithmetic operation, logic operation, branching operation, and Stack, 1/0 and machine control operations.

An instruction is a command to the microprocessor to do the desired job on given data. An instruction has two parts: the operation code (abbreviated 'opcode') and the operand. The opcode contains the job to be performed and the operand contains the data to be operated on. The instruction can be written in a hexagonal code, and as a memory aid, a symbolic code, called a mnemonic is given for each instruction.

activate the on-

is being reset

When programs are written in mnemonics, the medium of communication with the computer is sid to be in the assembly language. If the instructions for communication with the computer are in binary form specifically for each computer, the medium of communication is said to be in the machine language. An assembler is a computer program that translates a program written in the assembly language into the machine language.

725

AN ADVANCED COURSE IN PRACTICAL PHYSICS

The program format used in the assembly language has five columns, viz., memory address, machine code, instruction mnemonic (opcode and operand), and comments.

Memory address: These are 16-bit addresses of the user read/write (R/W) memory storing the machine code of the program. Each address contains 4 digits. The first two digits show the page number of the R/W memory, and the last two digits indicate the line number. For example, if the user memory begins with 0200, the page number is 02H. Every instruction has a memory address.

Machine code : The hexadecimal machine code for each instruction is found from the 8085 instruction set to translate the assembly language program into machine language. The machine codes are the hexadecimal numbers which are entered in the memory addresses through the key board. The monitor program stored in the Read Only Memory (ROM) converts these hexadecimal numbers into binary forms which are stored in the R/W memory.

Mnemonics : The mnemonic in an instruction contains an opcode and an operand. The mnemonics are used to write programs in the 8085 assembly language and are translated manually into the machine code as outlined above.

Comments : They explain the instructions and help in understanding the program logic. Comments are separated by a semicolon from the instruction.

Set of instructions for the Intel 8085

The complete set of mnemonics and the corresponding opcodes for the Intel 8085 microprocessor is shown in Tabel 3.MC 1. Out of these instructions we give below some commonly used instructions and the tasks performed by them.

(i) Some data transfer operations

MOV B, C

This mnemonic gives the instruction for data movement from the register <u>C</u> to the register B. This instruction commands the microprocessor to copy the contents of register C into the register B. The previous contents of the register B are lost, and the contents of the register C remains unchanged. Here MOV is the opcode and B, C is the operand. The Hex code for this instruction is (41)

Instructions like MOV C, D; MOV C, B; MOV B, D etc. have similar meanings, but they have different machine (Hex) codes.

MOV E, M

This instruction asks the microprocessor to copy the contents of the memory location M into the register E. The memory location is indicated by the contents of the HL register. The Hex code for the instruction is 5E.

Example: Let the binary number in the register H be 0010 0000. Its hexadecimal equivalent is 20H, where H signifies that the number is in the hexadecimal system. If the contents of the register L are 0100 0000, i.e., 40H, the address of the memory M is 2040, i.e., the contents of the HL register. Suppose that the memory location 2040 contains the number 1101 1001. Then the contents of the register E after the performance of the MOV E, M instruction will be 1101 1001. The HL register pair is the address pointer. The register H holds the higher 8-bits and the register L holds the lower 8-bits of the 16-bit address of the memory.

Instructions like MOV B, M, MOV C, M; MOV D, M etc. have similar significances, but they have other Hex (machine) codes.

MOV M, B

This instruction causes the data to be copied from the register B into the memory whose address is given by the contents of the HL register. The Hex code for this instruction is 70. Instructions such as MOV M, C; MOV M, D; MOV M, H etc. are similar.

Pari 3 : EX

Mne Jonic

ACI byte

ADC A

ADC B

ADC D

ADC E

ADC H

ADC L ADC M

ADD A -

ADD B -ADD C ____ ADD D --

ADD E ADD H

add L Add M

ADI byte ANA A

ANA B

ANA C ANA D

ANA E

ANA H

ANA L

ANA M

ANI byte

CMA CMC CMP A

CMP B

CMP C

CMP D CMP E

CMP H

CMP L

CMP M

CNC address

CNZ address

CP address CPE address CPI byte

CPO address CZ address

DAA .

DAD B

DAD D

CALL address

CC address CM address

AL PERSICS

3

Part 3 .: EXPERIMENTS

5



ory storing the show the page uple, if the user address.

from the 8085 machine codes key board. The l numbers into

operand. The 1 manually into

program logic.

microprocessor sed instructions

rom the register croprocessor to evious contents ister C remains erand. The Hex

, but they have

contents of the tion is indicated nstruction is 5E.

juivalent is 20H, gister L are 0100 er. Suppose that gister E after the address pointer. 16-bit address of

is, but they have

egister B into the HL register. The IOV M, C; MOV

	List of Instructions for Intel 8085								
Mnemonic	Machine	Mnemonic	Machine	Mnemonic	Machine	Mnemonic	Machine	Mnemonic	code
	code		code	NOV A U	70	MOV MA	77	BST 3	DF
ACI byte	CE	DAD SP	39	MOV A,H	70	MOV MB	70	BST 4	E7
ADC A	81-	DCH A	3D	MOV AL	70	MOV MC	71	BST 5	EF
ADC B	88	DCR B	05	MOV A,M	/E	MOV W,C	72	BST 6	F7
ADC C	89	DCR C	0D	MOV B,A	4/	MOV M,D	72	BST 7	FF
ADC D	8A	DCR D	15	MOV B'B	40	MOV M,E	74	BZ	C8
ADC E	8B	DCR E	10	MOV B,C	41		75	SBB A	9F
ADC H	8C	DCR H	25	MOV B,D	42	MOV M,L	25	SBB B	98
ADC L	8D	DCR L	2D	MOV B,E	43	MVI A, Dyle	06	SBB C	99
ADC M	8E	DCR M	35	MOV B,H	44	MVI D, Dyle	05	SBB D	9A
ADD A	87	DCX B	08	MOV BL	45	MVI C,byle	16	SBB E	9B
ADD B	> 80	DCX D	18	MOV B,M	46	MVI D, byte	15	SBB H	90
ADD C	->81	DCX H	2B	MOV C,A	41	MVI E, byle	26	SBBI	9D
ADD D	-> 82	DCX SP	3B	MOV C,B	48	MVI H, byte	20	SBB M	9E
ADD E		DI	F3	MOV C,C	49	MVI L, byte	26	SBI hute	DE
ADD H	84	EI	FB	MOV C,D	4A	MVI M, Dyte	30	SHID address	22
ADD L	85	HLT	76	MOV C,E	48	NOP	00	SIM	30
ADD M -	>86	IN byte	DB	MOV C,H	40	ORA A		SIM SIM	E9
ADI byte	C6	INR A	3C	MOV C,L	4D	OHA B	BU	STA address	32
ANA A	A7	INR B	04	MOV C,M	4E	ORA C	BI	STA dudiess	02
ANA B	AO	INR C	00	MOV D,A	57	ORA D	82	STAX D	12
ANA C	A1	INR D	14	MOV D,B	50	ORA E	83	STAND	37
ANA D	A2	INR E	1C	MOV D,C	51	ORA H	84	SIC	97
ANA E	A3	INR H	24	MOV D,D	52	ORAL	85	SUBA	90
ANA H	A4	INR L	2C	MOV D,E	53	ORA M	86	SUB D	91
ANA L	A5	INR M	34	MOV D,H	54	ORI byte	FD	SUBC	92
ANA M	A6	INX B	03	MOV D,L	55	OUT byte	03	SUBD	03
ANI byte	E6	INX D	13	MOV D,M	56	PCHL	E9	SUB E	04
CALL addres	s CD	INX H	23	MOV Ę,A	5F	POP B	61	SUB	05
CC address	DC	INX SP	33	MOV E,B	58	POP D	01	SUBL	95
CM address	FC	JC address	DA	MOV E,C	59	POP H	EI	SUB M	50
CMA	2F	JM address	FA	MOV E,D	5A	POP PSW	F1	SUI byte	
CMC	3F	JMP address	C3	MOV E,E	5B	PUSH B	C5	XCHG	
CMP A	BF	JNC address	D2	MOV E,H	5C	PUSH D	D5	XHA A	AF
CMP B	B8	JNZ address	C2	MOV E,L	5D	PUSH H	E5	XRA B	AB
CMP C	B9	JP address	F2	MOV E,M	5E	PUSH PSW	F5	XRA C	A9
CMP D	BA	JPE address	EA	MOV H,A	67	RAL	17	XRA D	AA
CMP E	BB	JPO address	E2	MOV H,B	60	RAR	1F	XRA E	AB
CMP H	BC	JZ address	CA	MOV H,C	61	RC	D8	XRA H	AC
CMP L	BD	LDA address	3A	MOV H,D	62	RET	C9	XRA L	AD
CMP M	BE	LDAX B	0A	MOV H,E	63	RIM	20	XRA M	AE
CNC addres	s D4	LDAX D	1A	MOV H,H	64	RLC	07	XRI byte	EE
CNZ address	s C4	LHLD address	2A	MOV H,L	65	RM	F8	XTHL	E3
CP address	F4	LXI B, dble	01	MOV H,M	66	RNC	DO	×	1
CPE address	s EC	LXI D, dble	11	MOV L,A	6F	RNZ	CO		
CPI byte	FE	LXI H, dble	21	MOV L,B	~ 68	RP	FO		
CPO addres	s E4	LXI SP, dble	31	MOV L,C	69 .	RPE	E8		1
CZ address	cc	MOV A,A	7F	MOV L,D	6A	RPO	E0		
DAA	27	MOV A,B	78	MOV L,E	6B	RRC	ØF		
DAD B	09	MOV A,C	79	MOV L,H	6C	RST 0	C7		
DAD D	19	MOV A.D	7A	MOV L,L	6D	RST 1	CF		
DAD H	29	MOV A.E	7B	MOV L,M	6E	RST 2	D7		
				State 1 and 1	1				

Table 3.MC 1

			$\overline{\wedge}$		
728			(L) AN ADVANCED COURSE IN PRACTICAL PHYSICS	Par	13 EXPER
	MVI B, 48H	:	This mnemonic stands for the Move Immediate instruction. It is a 2-byte instruction asking the microprocessor to load the register B with the data		SBB R
			48H. Here the opcode is MVI and the operand is B, 48H. In a 2-byte instruction, the first byte denotes the operation code and the second byte indicates the operand. So the Hex code here is 06 48H.		SBI byte
	Similar instructions		NAU A 2011 Living the The and 25 2011 Mar I 54H having the Hex	1	INR R
code byte	2E 54H; and so on. It	n Ta	ible 3.MC 1, the data in the instructions with opcode MVI are denoted by		INR M
	MVI M, A5	:	This is another Move Immediate instruction which causes the movement of the data A5 to the memory whose address is contained in the HL register pair.		INX R _p DCR R DCR M
	LXI R _p , 16-bit (dble)	;	This instruction commands the microprocessor to load 16-bit data in a register pair R_p . Only the high order is mentioned here; for example, LXI H means HL register pair.		DCX R _P
	STA address	:	The task implied by this instruction is to copy the data from the accumulator A in the memory location specified by the 16-bit address.		DAA
	LDA address	:	Copy the data into the accumulator A from the memory whose location is specified by the 16-bit address.	(iii)	Some log
	STAX R _p	:	Copy the data from the accumulator into the memory whose address is specified by the register pair R_p (BC or DE).		MNY N
	LDAX R _p	:	Copy the data into the accumulator A from the memory location spectred by the register pair R_p (BC or DE).	Į	ANA M
	XCHG	:	Exchange the contents of the register pair HL with those of the register pair DE.		ANI byte
(ii)	Some arithmetic op	era	tions		ORA R
	ADD R	:	This mnemonic asks the microprocessor to add the contents of the register R to the contents of the accumulator A. Here the opcode is ADD and the operand is R. The result of the addition is stored in A. In Table 3.MC 1, R denotes A, B, C, D, E, H, L.		ORA M
	ADD M	:	Add the contents of the memory location whose address is stored in the HL register pair to the contents of the accumulator A and store the result in A.		ORL byte
	ADI byte	3	This mnemonic is Add Immediate Instruction. It is a two byte instruction asking the microprocessor to add the 8-bit data (represented by 'byte') to the contents of the accumulator A. The result is stored in A.		XRA R
	ADC R	:	Add the contents of the register R with carry status (given by a previous operation) to the contents of the accumulator A, and store the result in A. In Table 3.MC 1, the general symbol R denotes A, B, C, D, E, H, and L.		XRA M
	ADC M	÷	Add the data in the memory M whose address is specified by the fill pair to the contents of the accumulator A with carry.		XRI byte
د ر د	ACI byte	:	Add Immediate the data (represented by 'byte') to the contents of the accumulator A with carry.		CMA
	SUB R	:	Subtract the contents of the register K (i.e., A, B, C, D, E, H, E) from the contents of the accumulator A, and store the result in A.		CMP R/
	SUB M	:	Subtract the contents of the memory location specified by the register pair HL from the accumulator contents. Store the result in A.		
•	SUI byte	:	Subtract immediate the 8-bit data denoted by byte non-the contribution the accumulator A and store the result in A.		-

		(2) 7	29
AL PHULICS	3 · EXPERIMENTS	$\langle \cdot \rangle$	the
		Subtract the contents of the register R (i.e., A, B, C, D, E, H, L) from	tion
it is a 2-byte	SDD K	contents of A with borrow. If the carry riag is set of a protect of A.	
with the data		then subtract 1 plus the contents of R from the contents in the contents	ents
1. In a 2-byte		Subtract Immediate the 8-bit data (denoted by byte) from the	
e second byte	, SBI byte	of A with borrow.	one.
iving the Hex	INR R	: Increment the contents of the memory location whose address is speci	fied
re denoted by	INR M	by the HL pair.	
the movement	INX R _p	: Increment the contents of a register P (i.e., A, B, C, D, E, H, L) by	one.
ed in the HL	DCRR	: Decrement the contents of the register is (action whose addres	s is
	DCR M	Decrement the contents of the memory location	
b-bit data in a		specified by the HL pair by one. Specified by the HL pair by one. Beck the register pair R_p (i.e., BC, DE, HL,	SP)
Chample, Ext	DCX R _p	by one.	s to
tata from the	DAA	This is the mnemonic for Decimal August the	
6-bit address.	Diar	adjust the result of addition of DCD function	
vhose location		A B C I	Э. E.
	iii) Some logic operat	tons	the
iose address is	ANA R	H, L) with the contents of the accumulator. Store the result in	hose
ation specified		accumulator.	ator
	ANA M	: Logically AND bitwise the HI pair with the contents of the accumul	ator.
of the register		address is specified by the accumulator.	Lanto
of the register	ANI byte	 Store the result in the accumulate 8-bit data (byte), bitwise with the con Logically AND Immediate the 8-bit data (byte), bitwise with the con 	
		of the accumulator. The result is in the register R (i.e., A, B, C,	D, E,
ontents of the	ORA R	: Logically OR bitwise the contents of the result is contained in	the
opcode is ADD		accumulator.	dress
l in A. In Table	ORA M	: Logically OR bitwise the contents of the memory location whose us	result
to stand in the		is given by the neumulator.	
is stored in the		is placed in the accumulation	nts of
Store the result	ORI byte	the accumulator, and keep the result in the accumulator.	B.C.
byte instruction		Exclusive-OR logically bitwise the contents of the register R (i.e., 1.)	in the
ted by 'byte') to	XRA K	D. E. H. L) with the contents of the accumulator. Fiold the accumulator	ulator
in A.		accumulator. Note that the instruction XKA A clears the decar	•
n by a previous	1	contents.	cation
ore the result in	VPAM	: Exclusive-OR logically bitwise the contents of the accumulator. Sto	re the
, D, E, H, and L.	XKA M	specified by the HL pair with the contents of the accurtance	
1 by the HL pair		result in the accumulator.	ents of
	XRI byte	Exclusive-OR Immediate bitwise the 8-bit data (byte) with an	
contents of the	ANI DJIO	the accumulator. Store the result in the accumulator, and store the result	in the
	СМА	Complement the contents of the accumulator, and other	
:, H, L) from the		Compare the contents of the register memory with those of	of the
ł. –	CMP R/M	: Compare the contents of equal to, or greater than.	
l by the register		I(A) = (R/M). CY flag is set and Zero flag reset.	
t in A.		(A) = (B / M) Zero flag is set and CY flag reset.	
n the contents of		If $(A) = (R/M)$, CV and Zero flags are reset.	
		If $(A) > (A) W_{A}$, or and here was	
	k		
2			

RLC

AN ADVANCED COURSE IN PRACTICAL PHYSICS Part 3 : "EXPERII

: Rotate the accumulator to the left. Each bit in A is shifted to the immediate left position; bit D_7 is placed in the position of D_0 and also in the CY flag, as shown in Fig. 3.MC 1(v).



RRC

Rotate the accumulator to the right. Each bit in A is shifted to the adjacent right position. Bit D_n is placed in the position of D_7 and also in the CY flag [Fig. 3.MC 1(vi)].



Fig. 3.MC 1(vi)

RAL

RAR

Rotate A including the carry to the left. Each bit in A is shifted to the adjacent left position; D7 is placed in CY and CY is placed in D0 [Fig. 3.MC 1(vii)].



Fig. 3.MC 1(vii)

Rotate A including the carry to the right. Each bit in A is shifted to the adjacent right position; D0 is placed in CY, and CY in D7 [Fig. 3.MC 1(viii)].



Fig. 3.MC 1(vlii)

(iv) Some branching operations

The branch instructions ask the microprocessor to change the sequence of a program unconditionally or subject to some conditions.

Conditional

These instr specified by the arithmetic and lo decide whether

The condit (line number) m address. The fol sequence to the

	1	ึกร
	opco	de
	JC	
	JNC	
·	JZ	
	JNZ	
	JP .	•
	JM	
	JPE	
	JPO	

Subroutine

If a function called a subrou repetition of th To implement : appearing in th the subroutine explained belo



IMP address

t3: EXPERIMENTS

IMP address

: This is an unconditional Jump instruction. It is a 3-byte instruction. The opcode is JMP and the operand is a 16-bit memory address. The second byte specifies the low-order and the third byte specifies the high-order memory address. For example, the instruction asking the microprocessor to go to the memory location 3000H, the mnemonics and the machine code entries are:

Machine code

C3

00

30

The 16-bit memory address of the jump location is entered in the opposite order. First, the low-order byte (00H) is entered, and then the

Mnemonics

high-order byte (30H) is entered.

IMP 3000H

shifted to the D₇ and also in

CAL PHYSICS

shifted to the

Do and also in

These instructions cause the microprocessor to take decisions depending on some conditions Conditional Jumps pecified by the flags. The flags are set or reset reflecting the data condition on the completion of withmetic and logic operations. The conditional Jump instructions, after checking the flag conditions,

lecide whether the sequence of a program is to be changed. The conditional Jump instructions are 3-byte instructions. The second byte gives the low-order (line number) memory address whereas the third byte specifies the high-order (page number) memory address. The following conditional Jump instructions ask the microprocessor to transfer the program

requence to the memory location indicated for given conditions.

 Instru	actions		
opcode	operand	Function	
JC JNC JZ JNZ JP JM	16-bit address 16-bit address 16-bit address 16-bit address 16-bit address 16-bit address 16-bit address	Jump when there is a Carry (CY = 1) Jump when there is No Carry (CY = 0) Jump when the result is Zero (Z = 1) Jump when the result is Not Zero (Z = 0) Jump when the result is Plus (D ₇ = 0 and S = 0) Jump when the result is Minus (D ₇ = 1 and S = 1) Jump if the Parity is Even (P = 1)	
IPO	16-bit address	Jump if the Parity is Odd $(P = 0)$	

Subroutine Instructions

If a function occurs repeatedly in the main program, it can be performed by a set of instructions, called a subroutine, written separately from the main program. The use of the subroutine avoids the repetition of the same instruction. The subroutine can be called by the main program when required. To implement subroutines, two instructions, namely, CALL and RET, are used. The CALL instruction appearing in the main program calls a subroutine, while the RET instruction appearing at the end of the subroutine commands the microprocessor to return to the main program. These instructions are explained below.

shifted to the ed in D₀ |Fig.

shifted to the (in D7 [Fig.

f a program

AN ADVANCED COURSE IN PRACTICAL PHYSICS

1 UI	,	
-	Magmo	

Inst	ructions		CNZ
opcode	operand	Function	
CALL	16-bit memory address of a	This is a 3-byte instruction transferring the program sequence to a subroutine address unconditionally.	СМ
	subroutine	The memory location of the subroutine is specified by the second and the third bytes. The second byte denotes	СР
		the line number and the third byte the page number. For example, the instruction CALL 2050H calls the	CPE
		subroutine located at 2050H.	CPO
RET		Return from the subroutine unconditionally. This is a	CIU
		1-byte instruction.	

Restart (RST) Instructions

These are 1-byte call instructions transferring the program execution to a particular location on page 00H. The eight RST instructions are listed below.

Mnemonic	Hex code	Function	
	C7	Call 0000H	
KST 0	CF.	Call 0008H	
KSI F		Call 0010H	
RST 2		Call 0018H	
RST 3	DF		
KST 4	E7		
RST 5	EF	Call 0028H	
RST 6	F7	Call 0030H	
RST 7	FF	Call 0038H	

Conditional Call and Return Instructions

Such instructions use the flag conditions. If the condition is satisfied, the conditional Call instruction transfers the program to the subroutine. Otherwise, the main program is continued. A conditional Return instruction returns the sequence to the main program when the condition is satisfied. Otherwise, the subroutine is continued. For a conditional Call instruction in the main program, the Return instruction in the subroutine may be conditional or unconditional.

Conditional Call Instructions

Mnemonic		Function
CC	16-bit address	Call subroutine located at the specified 16-bit address if Carry flag is set ($CY = 1$).
CNC	16-bit address	Call subroutine located at the specified 16-bit address if the Carry flag is reset ($CY = 0$).
CZ	16-bit address	Call subroutine located at the specified 16-bit address if the Zero flag is set $(Z = 1)$.

Mnem	onic
CNZ	16-ł
СМ	16-1
СР	16-
CPE	16-
CPO	16-

Conditional

Mnemoni
RC
RNC
RZ
RNZ
RM
RP
RPE
RPO

1/0 and Ma

For data used. The ins accumulator. an LED displa number of th

Men

Here th microprocess then read th

> The in M

	Mnem	onic	Function
	CNZ	16-bit address	Call subroutine located at the specified forbit address if the Zero flag is reset ($Z = 0$).
program onally	СМ	16-bit address	Call subroutine located at the specified forbit a , number is negative, i.e., if Sign flag is set (S = 1).
ecified by byte denotes	СР	16-bit address	Call subroutine located at the specified 16 bit $S = 0$. number is positive, i.e., if Sign flag is reset (S = 0).
number. Ills the	CPE	16-bit address	Call subroutine located at the specified 10 bit $(P = 1)$. parity is even, i.e., if the Parity flag is set $(P = 1)$.
This is a	СРО	16-bit address	Call subroutine located at the spectrum $C = 0$. parity is odd, i.e., if the Parity flag is reset (P = 0).

733

.

Conditional Return Instructions

Function ular location on Mnemonic Return if the Carry flag is set (CY = 1) . Return if the Carry flag is reset (CY = 0) RC RNC Return if the Zero tlag is set (Z = 1)Return if the Zero flag is reset (Z = 0)RZ Return if the number is negative, i.e., if the Sign flag is set (S = 1). RNZ Return if the number is positive, i.e., if the Sign flag is reset (S = 0) RM Return for even parity, i.e., if the Parity flag is set (P = 1). RP Return for odd parity, i.e., if the Parity flag is reset (P = 0). RPE RPO

1/0 and Machine Control Instructions

For data transfer between the microprocessor and the I/O device, IN and OUT instructions are used. The instruction IN transfers data inputs from the input device (e.g., a key board) into the accumulator. The instruction OUT transfers the contents of the accumulator to an output device (e.g., In LED display). These are 2-byte instructions where the second byte indicates the address or the port

II A	number of the I/O device. Th	Machine code	Mnemonics	Memory contents
is N	Memory address	DB	IN64H; 2050	1101 1011 (= DBH)
	2050	64	2051	$0110\ 0100\ (=\ 0411)$

Here the memory locations 205011 and 205111 are chosen arbitrarily. In this microprocessor is asked to first read the bytes stored in the memory locations 2050H and 2051H, and



OUT is illustrated as follows:

The instruction OUT is in	ustrated	Mnemonics	Memory contents
Memory address	Machine couc	OUT 23H; 2060	$101\ 0011\ (=\ D3H)$
2060	23	2061	0010 0011 (= 23H)
2061			

onditional Ca is continued. he condition in in the mai al.

ress if the

ss if Carry

ress if the

Here also the memory locations 2060 and 2061 are chosen arbitrarily. If the output port with address 23H refers to an LED display, the execution of the instruction OUT displays the contents of the accumulator at the port.

- HLT It is a 1-byte machine control instruction having the Hex Code 76. It asks the microprocessor to stop processing and wait.
- NOP : This is also a 1-byte machine control instruction having the Hex Code 00. It instructs the microprocessor not to perform any operation. This instruction can be used with advantage to replace a redundant instruction. When an error appears in a program due to a wrong instruction it is better to eliminate the instruction by substituting NOP rather than to reassemble the entire program.

Direct and Indirect Addressing

• Addressing instructions are commands to the microprocessor to copy 8-bit data into a destination from a source. The destination is a register or an output port, and the source is a register, an input port, or an 8-bit number (from 00H to FFH).

Let the memory lo memory location 2000F	cation <u>2000H</u> contain to the accumulator	the <u>data</u> A as fol	a byte D5H) Or lows:	ne can copy)th	his data byte	e from the
	Machine code	-	Instruction			

chine code	Instruction
21	LXI H, 2000H
00	
20	
7E	MOV A. M

Here the register pair HL is first loaded with the data byte address 2000H. Then the data byte (D5H) from the memory address 2000H is shifted to the accumulator A. This is an example of indirect addressing.

The same operation can also be performed in the following manner:

Machine code	Instruction
3A	LDA 2000H
00	
20	

Here the data byte (D5H) is copied into the accumulator A from the memory location specified by the 16-bit address 2000H. This is an example of direct addressing mode; the instruction 1.DA gives the memory address 2000H directly as a part of its operand. Thus, in direct addressing mode, the address of the operand (data) is contained in the instruction itself. But, in indirect addressing mode, the address of the operand is not directly contained in the instruction; it is contained elsewhere, e.g., in the HL pair.

Microprocessor trainer kit

The trainer kit is used in the laboratory to execute an assembly language program on an Intel 8085 microprocessor. The manufacturer provides a manual containing detailed information regarding the installation, operation, and maintenance of the microprocessor system. The user must consult this manual, whenever necessary, particularly in executing a program. In a student laboratory, SDA-85, which is a single-board microcomputer kit, is commonly used. Some other kits are ESA 85, AEFC, and ILC V2.

This kit in recial I/O, and specially desig switched on, the first four usual commands from advised to com

RESET

SUBST M

Example : the keys are p

SUE

1

]

The press location. If the displayed can GO

INS

DEL

EXAM I