

Multiplexers

Multiplexing means sharing:

Time


Frequency.

A common example of multiplexing occurs when several peripheral devices share a single transmission line or bus to communicate with a computer. For this each device in succession is allocated a brief time to send or receive data. At a given time, one and only one device is ~~being~~ using the line. This is an example of time multiplexing.

In frequency multiplexing, several devices share a common line by transmitting at different frequencies.

Multiplexer (MUX) or data selector is a combinational logic circuit that accepts several data inputs (m) and allows only one of them at a time to get through to output. The routing of desired data input to the output is controlled by ' n ' control lines.


logical symbol



$$n = 2^m$$

n	m	
16	4	16:1 MUX
8	3	8:1
4	2	4:1
2	1	2:1 multiplexer

Inhibit operation



S	A	B	Y	S =	Y
0	0	0	0	1	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	1	0
1	0	0	0	0	0
1	0	1	0	0	0
1	1	0	0	0	0
1	1	1	1	0	0


For $S=0$, And gate becomes enabled, so it is called active low circuit.

If $A=B=1$, $S=0$, then $Y=1$, so coincidence of A to M is allowed (Coincidence circuit)

If $A=B=1$, $S=1$, $Y=0$, Disabled operation, or Inhibit so coincidence is inhibited.

Example: 2:1 Multiplexer.

$$n=2, \quad n=(2)^m \quad m=1.$$




A	Y
0	D ₀
1	D ₁

Working: $S=1$, Mux is disabled
 $S=0$, Multiplexer is enabled.

$A=0$, A₀ gate is enabled and AND gate A₁ is disabled so $Y = \bar{A} D_0$
 $Y = D_0$

$A=1$, AND gate A₀ is disabled and AND gate A₁ is enabled so $Y = D_1$

4:1 Multiplexer



$$Y = \bar{A} \bar{B} D_0 + \bar{A} B D_1 + A \bar{B} D_2 + A B D_3.$$

Working when $S=1$, multiplexer is disabled.
 $S=0$ Multiplexer is enabled.

$A=0, B=0$

AND gate A₀ enabled, A₁, A₂, A₃ Disabled
 $Y = D_0$



$A=0, B=1$ and
 AND gate A₁ enabled, A₀, A₂, A₃ disabled
 $Y = D_1$

$A=1, B=0$,
 AND gate A₂ enabled, and A₀, A₁ and A₃ disabled $Y = D_2$

$A=1, B=1$.
 A₃ enabled and A₀, A₁, A₂ disabled $Y = D_3$.

S	A	B	Y
0	0	0	D ₀
0	0	1	D ₁
0	1	0	D ₂
0	1	1	D ₃
1	x	x	0

8:1 Multiplexer



S	A	B	C	Y
1	X	X	X	0
0	0	0	0	D0
	0	0	1	D1
	0	1	0	D2
	0	1	1	D3
	1	0	0	D4
	1	0	1	D5
	1	1	0	D6
	1	1	1	D7

$$Y = \bar{A}\bar{B}\bar{C}D_0 + \bar{A}\bar{B}C\bar{D}_1 + \bar{A}B\bar{C}\bar{D}_2 + \bar{A}B\bar{C}D_3 + \bar{A}B\bar{C}D_4 + \bar{A}B\bar{C}D_5 + A\bar{B}\bar{C}D_6 + ABCD_7$$


Advantages: ① It minimises the IC Package.

② Logic design is simplified.

③ Simplification of Boolean expression is not required.


Example:
 8:1 - 74151
 16:1 - 74150
 4:1 - 74153
 2:1 - 74157 Quad 2:1.

74151




Design of Higher order MUX using Lower order MUX.

16:1 using 8:1



32:1 using 16:1




MSB is connected to $\bar{E}$ of MUX1

It is connected to $\bar{E}$ of MUX through inverter.

MSB = 1, MUX1 is disabled
 MUX1 is enabled and $D_8 - D_{15}$ are multiplexed to Y.

MSB = 0, MUX1 is enabled, MUX2 - Disabled.
 $D_0 - D_7$ are multiplexed to Y.



Applications of multiplexers:

- (1) Data selection
- (2) Data Routing
- (3) Operation Sequencing
- (4) Parallel to serial conversion
- (5) Logic function generation
- (6) Implementation of Boolean expression